committed by
Scott Lahteine
13 changed files with 2244 additions and 215 deletions
@ -0,0 +1,26 @@ |
|||
/**
|
|||
* Marlin 3D Printer Firmware |
|||
* Copyright (c) 2022 MarlinFirmware [https://github.com/MarlinFirmware/Marlin]
|
|||
* |
|||
* Based on Sprinter and grbl. |
|||
* Copyright (c) 2011 Camiel Gubbels / Erik van der Zalm |
|||
* |
|||
* This program is free software: you can redistribute it and/or modify |
|||
* it under the terms of the GNU General Public License as published by |
|||
* the Free Software Foundation, either version 3 of the License, or |
|||
* (at your option) any later version. |
|||
* |
|||
* This program is distributed in the hope that it will be useful, |
|||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
|||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
|||
* GNU General Public License for more details. |
|||
* |
|||
* You should have received a copy of the GNU General Public License |
|||
* along with this program. If not, see <https://www.gnu.org/licenses/>.
|
|||
* |
|||
*/ |
|||
#pragma once |
|||
|
|||
#define BOARD_INFO_NAME "BTT SKR V3" |
|||
|
|||
#include "pins_BTT_SKR_V3_0_common.h" |
@ -0,0 +1,26 @@ |
|||
/**
|
|||
* Marlin 3D Printer Firmware |
|||
* Copyright (c) 2022 MarlinFirmware [https://github.com/MarlinFirmware/Marlin]
|
|||
* |
|||
* Based on Sprinter and grbl. |
|||
* Copyright (c) 2011 Camiel Gubbels / Erik van der Zalm |
|||
* |
|||
* This program is free software: you can redistribute it and/or modify |
|||
* it under the terms of the GNU General Public License as published by |
|||
* the Free Software Foundation, either version 3 of the License, or |
|||
* (at your option) any later version. |
|||
* |
|||
* This program is distributed in the hope that it will be useful, |
|||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
|||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
|||
* GNU General Public License for more details. |
|||
* |
|||
* You should have received a copy of the GNU General Public License |
|||
* along with this program. If not, see <https://www.gnu.org/licenses/>.
|
|||
* |
|||
*/ |
|||
#pragma once |
|||
|
|||
#define BOARD_INFO_NAME "BTT SKR V3 EZ" |
|||
|
|||
#include "pins_BTT_SKR_V3_0_common.h" |
@ -0,0 +1,569 @@ |
|||
/**
|
|||
* Marlin 3D Printer Firmware |
|||
* Copyright (c) 2022 MarlinFirmware [https://github.com/MarlinFirmware/Marlin]
|
|||
* |
|||
* Based on Sprinter and grbl. |
|||
* Copyright (c) 2011 Camiel Gubbels / Erik van der Zalm |
|||
* |
|||
* This program is free software: you can redistribute it and/or modify |
|||
* it under the terms of the GNU General Public License as published by |
|||
* the Free Software Foundation, either version 3 of the License, or |
|||
* (at your option) any later version. |
|||
* |
|||
* This program is distributed in the hope that it will be useful, |
|||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
|||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
|||
* GNU General Public License for more details. |
|||
* |
|||
* You should have received a copy of the GNU General Public License |
|||
* along with this program. If not, see <https://www.gnu.org/licenses/>.
|
|||
* |
|||
*/ |
|||
#pragma once |
|||
|
|||
#if NOT_TARGET(STM32H7) |
|||
#error "Oops! Select an STM32H7 board in 'Tools > Board.'" |
|||
#endif |
|||
|
|||
// If you have the BigTreeTech driver expansion module, enable BTT_MOTOR_EXPANSION
|
|||
// https://github.com/bigtreetech/BTT-Expansion-module/tree/master/BTT%20EXP-MOT
|
|||
//#define BTT_MOTOR_EXPANSION
|
|||
|
|||
#if BOTH(HAS_WIRED_LCD, BTT_MOTOR_EXPANSION) |
|||
#if EITHER(CR10_STOCKDISPLAY, ENDER2_STOCKDISPLAY) |
|||
#define EXP_MOT_USE_EXP2_ONLY 1 |
|||
#else |
|||
#error "You can't use both an LCD and a Motor Expansion Module on EXP1/EXP2 at the same time." |
|||
#endif |
|||
#endif |
|||
|
|||
#define USES_DIAG_JUMPERS |
|||
|
|||
// Onboard I2C EEPROM
|
|||
#if EITHER(NO_EEPROM_SELECTED, I2C_EEPROM) |
|||
#undef NO_EEPROM_SELECTED |
|||
#define I2C_EEPROM |
|||
#define SOFT_I2C_EEPROM // Force the use of Software I2C
|
|||
#define I2C_SCL_PIN PA14 |
|||
#define I2C_SDA_PIN PA13 |
|||
#define MARLIN_EEPROM_SIZE 0x1000 // 4KB
|
|||
#endif |
|||
|
|||
//
|
|||
// Servos
|
|||
//
|
|||
#define SERVO0_PIN PE5 |
|||
|
|||
//
|
|||
// Trinamic Stallguard pins
|
|||
//
|
|||
#define X_DIAG_PIN PC1 // X-STOP
|
|||
#define Y_DIAG_PIN PC3 // Y-STOP
|
|||
#define Z_DIAG_PIN PC0 // Z-STOP
|
|||
#define E0_DIAG_PIN PC2 // E0DET
|
|||
#define E1_DIAG_PIN PA0 // E1DET
|
|||
|
|||
//
|
|||
// Limit Switches
|
|||
//
|
|||
#ifdef X_STALL_SENSITIVITY |
|||
#define X_STOP_PIN X_DIAG_PIN |
|||
#if X_HOME_TO_MIN |
|||
#define X_MAX_PIN PC2 // E0DET
|
|||
#else |
|||
#define X_MIN_PIN PC2 // E0DET
|
|||
#endif |
|||
#elif ENABLED(X_DUAL_ENDSTOPS) |
|||
#ifndef X_MIN_PIN |
|||
#define X_MIN_PIN PC1 // X-STOP
|
|||
#endif |
|||
#ifndef X_MAX_PIN |
|||
#define X_MAX_PIN PC2 // E0DET
|
|||
#endif |
|||
#else |
|||
#define X_STOP_PIN PC1 // X-STOP
|
|||
#endif |
|||
|
|||
#ifdef Y_STALL_SENSITIVITY |
|||
#define Y_STOP_PIN Y_DIAG_PIN |
|||
#if Y_HOME_TO_MIN |
|||
#define Y_MAX_PIN PA0 // E1DET
|
|||
#else |
|||
#define Y_MIN_PIN PA0 // E1DET
|
|||
#endif |
|||
#elif ENABLED(Y_DUAL_ENDSTOPS) |
|||
#ifndef Y_MIN_PIN |
|||
#define Y_MIN_PIN PC3 // Y-STOP
|
|||
#endif |
|||
#ifndef Y_MAX_PIN |
|||
#define Y_MAX_PIN PA0 // E1DET
|
|||
#endif |
|||
#else |
|||
#define Y_STOP_PIN PC3 // Y-STOP
|
|||
#endif |
|||
|
|||
#ifdef Z_STALL_SENSITIVITY |
|||
#define Z_STOP_PIN Z_DIAG_PIN |
|||
#if Z_HOME_TO_MIN |
|||
#define Z_MAX_PIN PC15 // PWRDET
|
|||
#else |
|||
#define Z_MIN_PIN PC15 // PWRDET
|
|||
#endif |
|||
#elif ENABLED(Z_MULTI_ENDSTOPS) |
|||
#ifndef Z_MIN_PIN |
|||
#define Z_MIN_PIN PC0 // Z-STOP
|
|||
#endif |
|||
#ifndef Z_MAX_PIN |
|||
#define Z_MAX_PIN PC15 // PWRDET
|
|||
#endif |
|||
#else |
|||
#ifndef Z_STOP_PIN |
|||
#define Z_STOP_PIN PC0 // Z-STOP
|
|||
#endif |
|||
#endif |
|||
|
|||
//
|
|||
// Z Probe (when not Z_MIN_PIN)
|
|||
//
|
|||
#ifndef Z_MIN_PROBE_PIN |
|||
#define Z_MIN_PROBE_PIN PC13 |
|||
#endif |
|||
|
|||
//
|
|||
// Probe enable
|
|||
//
|
|||
#if ENABLED(PROBE_ENABLE_DISABLE) |
|||
#ifndef PROBE_ENABLE_PIN |
|||
#define PROBE_ENABLE_PIN SERVO0_PIN |
|||
#endif |
|||
#endif |
|||
|
|||
//
|
|||
// Filament Runout Sensor
|
|||
//
|
|||
#define FIL_RUNOUT_PIN PC2 // E0DET
|
|||
#define FIL_RUNOUT2_PIN PA0 // E1DET
|
|||
|
|||
//
|
|||
// Power Supply Control
|
|||
//
|
|||
#ifndef PS_ON_PIN |
|||
#define PS_ON_PIN PE4 // PS-ON
|
|||
#endif |
|||
|
|||
//
|
|||
// Power Loss Detection
|
|||
//
|
|||
#ifndef POWER_LOSS_PIN |
|||
#define POWER_LOSS_PIN PC15 // PWRDET
|
|||
#endif |
|||
|
|||
//
|
|||
// Steppers
|
|||
//
|
|||
#define X_STEP_PIN PD4 |
|||
#define X_DIR_PIN PD3 |
|||
#define X_ENABLE_PIN PD6 |
|||
#ifndef X_CS_PIN |
|||
#define X_CS_PIN PD5 |
|||
#endif |
|||
|
|||
#define Y_STEP_PIN PA15 |
|||
#define Y_DIR_PIN PA8 |
|||
#define Y_ENABLE_PIN PD1 |
|||
#ifndef Y_CS_PIN |
|||
#define Y_CS_PIN PD0 |
|||
#endif |
|||
|
|||
#define Z_STEP_PIN PE2 |
|||
#define Z_DIR_PIN PE3 |
|||
#define Z_ENABLE_PIN PE0 |
|||
#ifndef Z_CS_PIN |
|||
#define Z_CS_PIN PE1 |
|||
#endif |
|||
|
|||
#ifndef E0_STEP_PIN |
|||
#define E0_STEP_PIN PD15 |
|||
#endif |
|||
#ifndef E0_DIR_PIN |
|||
#define E0_DIR_PIN PD14 |
|||
#endif |
|||
#ifndef E0_ENABLE_PIN |
|||
#define E0_ENABLE_PIN PC7 |
|||
#endif |
|||
#ifndef E0_CS_PIN |
|||
#define E0_CS_PIN PC6 |
|||
#endif |
|||
|
|||
#ifndef E1_STEP_PIN |
|||
#define E1_STEP_PIN PD11 |
|||
#endif |
|||
#ifndef E1_DIR_PIN |
|||
#define E1_DIR_PIN PD10 |
|||
#endif |
|||
#ifndef E1_ENABLE_PIN |
|||
#define E1_ENABLE_PIN PD13 |
|||
#endif |
|||
#ifndef E1_CS_PIN |
|||
#define E1_CS_PIN PD12 |
|||
#endif |
|||
|
|||
//
|
|||
// Temperature Sensors
|
|||
//
|
|||
#ifndef TEMP_0_PIN |
|||
#define TEMP_0_PIN PA2 // TH0
|
|||
#endif |
|||
#ifndef TEMP_1_PIN |
|||
#define TEMP_1_PIN PA3 // TH1
|
|||
#endif |
|||
#ifndef TEMP_BED_PIN |
|||
#define TEMP_BED_PIN PA1 // TB
|
|||
#endif |
|||
|
|||
#if HOTENDS == 1 && DISABLED(HEATERS_PARALLEL) |
|||
#if TEMP_SENSOR_PROBE |
|||
#define TEMP_PROBE_PIN TEMP_1_PIN |
|||
#elif TEMP_SENSOR_CHAMBER |
|||
#define TEMP_CHAMBER_PIN TEMP_1_PIN |
|||
#endif |
|||
#endif |
|||
|
|||
//
|
|||
// Heaters / Fans
|
|||
//
|
|||
#ifndef HEATER_0_PIN |
|||
#define HEATER_0_PIN PB3 // Heater0
|
|||
#endif |
|||
#ifndef HEATER_1_PIN |
|||
#define HEATER_1_PIN PB4 // Heater1
|
|||
#endif |
|||
#ifndef HEATER_BED_PIN |
|||
#define HEATER_BED_PIN PD7 // Hotbed
|
|||
#endif |
|||
#ifndef FAN_PIN |
|||
#define FAN_PIN PB7 // Fan0
|
|||
#endif |
|||
|
|||
#if HAS_CUTTER |
|||
#ifndef SPINDLE_LASER_PWM_PIN |
|||
#define SPINDLE_LASER_PWM_PIN PB5 |
|||
#endif |
|||
#ifndef SPINDLE_LASER_ENA_PIN |
|||
#define SPINDLE_LASER_ENA_PIN PB6 |
|||
#endif |
|||
#else |
|||
#ifndef FAN1_PIN |
|||
#define FAN1_PIN PB6 // Fan1
|
|||
#endif |
|||
#ifndef FAN2_PIN |
|||
#define FAN2_PIN PB5 // Fan2
|
|||
#endif |
|||
#endif // SPINDLE_FEATURE || LASER_FEATURE
|
|||
|
|||
//
|
|||
// Software SPI pins for TMC2130 stepper drivers
|
|||
//
|
|||
#if ENABLED(TMC_USE_SW_SPI) |
|||
#ifndef TMC_SW_MOSI |
|||
#define TMC_SW_MOSI PE13 |
|||
#endif |
|||
#ifndef TMC_SW_MISO |
|||
#define TMC_SW_MISO PE15 |
|||
#endif |
|||
#ifndef TMC_SW_SCK |
|||
#define TMC_SW_SCK PE14 |
|||
#endif |
|||
#endif |
|||
|
|||
#if HAS_TMC_UART |
|||
/**
|
|||
* TMC2208/TMC2209 stepper drivers |
|||
* |
|||
* Hardware serial communication ports. |
|||
* If undefined software serial is used according to the pins below |
|||
*/ |
|||
//#define X_HARDWARE_SERIAL Serial1
|
|||
//#define X2_HARDWARE_SERIAL Serial1
|
|||
//#define Y_HARDWARE_SERIAL Serial1
|
|||
//#define Y2_HARDWARE_SERIAL Serial1
|
|||
//#define Z_HARDWARE_SERIAL Serial1
|
|||
//#define Z2_HARDWARE_SERIAL Serial1
|
|||
//#define E0_HARDWARE_SERIAL Serial1
|
|||
//#define E1_HARDWARE_SERIAL Serial1
|
|||
//#define E2_HARDWARE_SERIAL Serial1
|
|||
//#define E3_HARDWARE_SERIAL Serial1
|
|||
//#define E4_HARDWARE_SERIAL Serial1
|
|||
|
|||
//
|
|||
// Software serial
|
|||
//
|
|||
#define X_SERIAL_TX_PIN PD5 |
|||
#define X_SERIAL_RX_PIN X_SERIAL_TX_PIN |
|||
|
|||
#define Y_SERIAL_TX_PIN PD0 |
|||
#define Y_SERIAL_RX_PIN Y_SERIAL_TX_PIN |
|||
|
|||
#define Z_SERIAL_TX_PIN PE1 |
|||
#define Z_SERIAL_RX_PIN Z_SERIAL_TX_PIN |
|||
|
|||
#define E0_SERIAL_TX_PIN PC6 |
|||
#define E0_SERIAL_RX_PIN E0_SERIAL_TX_PIN |
|||
|
|||
#define E1_SERIAL_TX_PIN PD12 |
|||
#define E1_SERIAL_RX_PIN E1_SERIAL_TX_PIN |
|||
|
|||
// Reduce baud rate to improve software serial reliability
|
|||
#define TMC_BAUD_RATE 19200 |
|||
#endif |
|||
|
|||
//
|
|||
// SD Connection
|
|||
//
|
|||
#ifndef SDCARD_CONNECTION |
|||
#define SDCARD_CONNECTION ONBOARD |
|||
#endif |
|||
|
|||
/**
|
|||
* ------ ------ |
|||
* (BEEPER) PC5 |10 9 | PB0 (BTN_ENC) (MISO) PA6 |10 9 | PA5 (SCK) |
|||
* (LCD_EN) PB1 | 8 7 | PE8 (LCD_RS) (BTN_EN1) PE7 | 8 7 | PA4 (SD_SS) |
|||
* (LCD_D4) PE9 | 6 5 PE10 (LCD_D5) (BTN_EN2) PB2 | 6 5 PA7 (MOSI) |
|||
* (LCD_D6) PE11 | 4 3 | PE12 (LCD_D7) (SD_DETECT) PC4 | 4 3 | RESET |
|||
* GND | 2 1 | 5V GND | 2 1 | -- |
|||
* ------ ------ |
|||
* EXP1 EXP2 |
|||
*/ |
|||
#define EXP1_03_PIN PE12 |
|||
#define EXP1_04_PIN PE11 |
|||
#define EXP1_05_PIN PE10 |
|||
#define EXP1_06_PIN PE9 |
|||
#define EXP1_07_PIN PE8 |
|||
#define EXP1_08_PIN PB1 |
|||
#define EXP1_09_PIN PB0 |
|||
#define EXP1_10_PIN PC5 |
|||
|
|||
#define EXP2_03_PIN -1 |
|||
#define EXP2_04_PIN PC4 |
|||
#define EXP2_05_PIN PA7 |
|||
#define EXP2_06_PIN PB2 |
|||
#define EXP2_07_PIN PA4 |
|||
#define EXP2_08_PIN PE7 |
|||
#define EXP2_09_PIN PA5 |
|||
#define EXP2_10_PIN PA6 |
|||
|
|||
//
|
|||
// Onboard SD card
|
|||
// Must use soft SPI because Marlin's default hardware SPI is tied to LCD's EXP2
|
|||
//
|
|||
#if SD_CONNECTION_IS(LCD) |
|||
#define SDSS EXP2_07_PIN |
|||
#define SD_SS_PIN SDSS |
|||
#define SD_SCK_PIN EXP2_09_PIN |
|||
#define SD_MISO_PIN EXP2_10_PIN |
|||
#define SD_MOSI_PIN EXP2_05_PIN |
|||
#define SD_DETECT_PIN EXP2_04_PIN |
|||
#elif SD_CONNECTION_IS(ONBOARD) |
|||
#define SDIO_SUPPORT |
|||
#define SDIO_CLOCK 24000000 // 24MHz
|
|||
#elif SD_CONNECTION_IS(CUSTOM_CABLE) |
|||
#error "No custom SD drive cable defined for this board." |
|||
#endif |
|||
|
|||
#if ENABLED(BTT_MOTOR_EXPANSION) |
|||
/** ----- -----
|
|||
* -- | . . | GND -- | . . | GND |
|||
* -- | . . | M1EN M2EN | . . | M3EN |
|||
* M1STP | . . M1DIR M1RX | . . M1DIAG |
|||
* M2DIR | . . | M2STP M2RX | . . | M2DIAG |
|||
* M3DIR | . . | M3STP M3RX | . . | M3DIAG |
|||
* ----- ----- |
|||
* EXP2 EXP1 |
|||
* |
|||
* NB In EXP_MOT_USE_EXP2_ONLY mode EXP1 is not used and M2EN and M3EN need to be jumpered to M1EN |
|||
*/ |
|||
|
|||
// M1 on Driver Expansion Module
|
|||
#define E2_STEP_PIN EXP2_05_PIN |
|||
#define E2_DIR_PIN EXP2_06_PIN |
|||
#define E2_ENABLE_PIN EXP2_04_PIN |
|||
#if !EXP_MOT_USE_EXP2_ONLY |
|||
#define E2_DIAG_PIN EXP1_06_PIN |
|||
#define E2_CS_PIN EXP1_05_PIN |
|||
#if HAS_TMC_UART |
|||
#define E2_SERIAL_TX_PIN EXP1_05_PIN |
|||
#define E2_SERIAL_RX_PIN EXP1_05_PIN |
|||
#endif |
|||
#endif |
|||
|
|||
// M2 on Driver Expansion Module
|
|||
#define E3_STEP_PIN EXP2_08_PIN |
|||
#define E3_DIR_PIN EXP2_07_PIN |
|||
#if !EXP_MOT_USE_EXP2_ONLY |
|||
#define E3_ENABLE_PIN EXP1_03_PIN |
|||
#define E3_DIAG_PIN EXP1_08_PIN |
|||
#define E3_CS_PIN EXP1_07_PIN |
|||
#if HAS_TMC_UART |
|||
#define E3_SERIAL_TX_PIN EXP1_07_PIN |
|||
#define E3_SERIAL_RX_PIN EXP1_07_PIN |
|||
#endif |
|||
#else |
|||
#define E3_ENABLE_PIN EXP2_04_PIN |
|||
#endif |
|||
|
|||
// M3 on Driver Expansion Module
|
|||
#define E4_STEP_PIN EXP2_10_PIN |
|||
#define E4_DIR_PIN EXP2_09_PIN |
|||
#if !EXP_MOT_USE_EXP2_ONLY |
|||
#define E4_ENABLE_PIN EXP1_04_PIN |
|||
#define E4_DIAG_PIN EXP1_10_PIN |
|||
#define E4_CS_PIN EXP1_09_PIN |
|||
#if HAS_TMC_UART |
|||
#define E4_SERIAL_TX_PIN EXP1_09_PIN |
|||
#define E4_SERIAL_RX_PIN EXP1_09_PIN |
|||
#endif |
|||
#else |
|||
#define E4_ENABLE_PIN EXP2_04_PIN |
|||
#endif |
|||
|
|||
#endif // BTT_MOTOR_EXPANSION
|
|||
|
|||
//
|
|||
// LCDs and Controllers
|
|||
//
|
|||
#if IS_TFTGLCD_PANEL |
|||
|
|||
#if ENABLED(TFTGLCD_PANEL_SPI) |
|||
#define TFTGLCD_CS EXP2_08_PIN |
|||
#endif |
|||
|
|||
#elif HAS_WIRED_LCD |
|||
|
|||
#define BEEPER_PIN EXP1_10_PIN |
|||
#define BTN_ENC EXP1_09_PIN |
|||
|
|||
#if ENABLED(CR10_STOCKDISPLAY) |
|||
|
|||
#define LCD_PINS_RS EXP1_04_PIN |
|||
|
|||
#define BTN_EN1 EXP1_08_PIN |
|||
#define BTN_EN2 EXP1_06_PIN |
|||
|
|||
#define LCD_PINS_ENABLE EXP1_03_PIN |
|||
#define LCD_PINS_D4 EXP1_05_PIN |
|||
|
|||
#elif ENABLED(MKS_MINI_12864) |
|||
|
|||
#define DOGLCD_A0 EXP1_04_PIN |
|||
#define DOGLCD_CS EXP1_05_PIN |
|||
#define BTN_EN1 EXP2_08_PIN |
|||
#define BTN_EN2 EXP2_06_PIN |
|||
|
|||
#else |
|||
|
|||
#define LCD_PINS_RS EXP1_07_PIN |
|||
|
|||
#define BTN_EN1 EXP2_08_PIN |
|||
#define BTN_EN2 EXP2_06_PIN |
|||
|
|||
#define LCD_PINS_ENABLE EXP1_08_PIN |
|||
#define LCD_PINS_D4 EXP1_06_PIN |
|||
|
|||
#if ENABLED(FYSETC_MINI_12864) |
|||
#define DOGLCD_CS EXP1_08_PIN |
|||
#define DOGLCD_A0 EXP1_07_PIN |
|||
//#define LCD_BACKLIGHT_PIN -1
|
|||
#define LCD_RESET_PIN EXP1_06_PIN // Must be high or open for LCD to operate normally.
|
|||
#if EITHER(FYSETC_MINI_12864_1_2, FYSETC_MINI_12864_2_0) |
|||
#ifndef RGB_LED_R_PIN |
|||
#define RGB_LED_R_PIN EXP1_05_PIN |
|||
#endif |
|||
#ifndef RGB_LED_G_PIN |
|||
#define RGB_LED_G_PIN EXP1_04_PIN |
|||
#endif |
|||
#ifndef RGB_LED_B_PIN |
|||
#define RGB_LED_B_PIN EXP1_03_PIN |
|||
#endif |
|||
#elif ENABLED(FYSETC_MINI_12864_2_1) |
|||
#define NEOPIXEL_PIN EXP1_05_PIN |
|||
#endif |
|||
#endif // !FYSETC_MINI_12864
|
|||
|
|||
#if IS_ULTIPANEL |
|||
#define LCD_PINS_D5 EXP1_05_PIN |
|||
#define LCD_PINS_D6 EXP1_04_PIN |
|||
#define LCD_PINS_D7 EXP1_03_PIN |
|||
|
|||
#if ENABLED(REPRAP_DISCOUNT_FULL_GRAPHIC_SMART_CONTROLLER) |
|||
#define BTN_ENC_EN LCD_PINS_D7 // Detect the presence of the encoder
|
|||
#endif |
|||
|
|||
#endif |
|||
|
|||
#endif |
|||
|
|||
#endif // HAS_WIRED_LCD
|
|||
|
|||
// Alter timing for graphical display
|
|||
#if IS_U8GLIB_ST7920 |
|||
#ifndef BOARD_ST7920_DELAY_1 |
|||
#define BOARD_ST7920_DELAY_1 120 |
|||
#endif |
|||
#ifndef BOARD_ST7920_DELAY_2 |
|||
#define BOARD_ST7920_DELAY_2 80 |
|||
#endif |
|||
#ifndef BOARD_ST7920_DELAY_3 |
|||
#define BOARD_ST7920_DELAY_3 580 |
|||
#endif |
|||
#endif |
|||
|
|||
#if HAS_SPI_TFT |
|||
//
|
|||
// e.g., BTT_TFT35_SPI_V1_0 (480x320, 3.5", SPI Stock Display with Rotary Encoder in BIQU B1 SE)
|
|||
//
|
|||
#define TFT_CS_PIN EXP2_07_PIN |
|||
#define TFT_A0_PIN EXP2_04_PIN |
|||
#define TFT_SCK_PIN EXP2_09_PIN |
|||
#define TFT_MISO_PIN EXP2_10_PIN |
|||
#define TFT_MOSI_PIN EXP2_05_PIN |
|||
|
|||
#define TOUCH_INT_PIN EXP1_04_PIN |
|||
#define TOUCH_MISO_PIN EXP1_05_PIN |
|||
#define TOUCH_MOSI_PIN EXP1_08_PIN |
|||
#define TOUCH_SCK_PIN EXP1_06_PIN |
|||
#define TOUCH_CS_PIN EXP1_07_PIN |
|||
|
|||
#define BTN_EN1 EXP2_08_PIN |
|||
#define BTN_EN2 EXP2_06_PIN |
|||
#define BTN_ENC EXP1_09_PIN |
|||
#endif |
|||
|
|||
//
|
|||
// NeoPixel LED
|
|||
//
|
|||
#ifndef NEOPIXEL_PIN |
|||
#define NEOPIXEL_PIN PE6 |
|||
#endif |
|||
|
|||
//
|
|||
// WIFI
|
|||
//
|
|||
|
|||
/**
|
|||
* ------- |
|||
* GND | 9 | | 8 | 3.3V |
|||
* (ESP-CS) PB12 | 10 | | 7 | PB15 (ESP-MOSI) |
|||
* 3.3V | 11 | | 6 | PB14 (ESP-MISO) |
|||
* (ESP-IO0) PB10 | 12 | | 5 | PB13 (ESP-CLK) |
|||
* (ESP-IO4) PB11 | 13 | | 4 | -- |
|||
* -- | 14 | | 3 | 3.3V (ESP-EN) |
|||
* (ESP-RX) PD8 | 15 | | 2 | -- |
|||
* (ESP-TX) PD9 | 16 | | 1 | PC14 (ESP-RST) |
|||
* ------- |
|||
* WIFI |
|||
*/ |
|||
#define ESP_WIFI_MODULE_COM 3 // Must also set either SERIAL_PORT or SERIAL_PORT_2 to this
|
|||
#define ESP_WIFI_MODULE_BAUDRATE BAUDRATE // Must use same BAUDRATE as SERIAL_PORT & SERIAL_PORT_2
|
|||
#define ESP_WIFI_MODULE_RESET_PIN PC14 |
|||
#define ESP_WIFI_MODULE_GPIO0_PIN PB10 |
|||
#define ESP_WIFI_MODULE_GPIO4_PIN PB11 |
@ -0,0 +1,61 @@ |
|||
{ |
|||
"build": { |
|||
"core": "stm32", |
|||
"cpu": "cortex-m7", |
|||
"extra_flags": "-DSTM32H7xx -DSTM32H743xx", |
|||
"f_cpu": "400000000L", |
|||
"mcu": "stm32h743vit6", |
|||
"product_line": "STM32H743xx", |
|||
"variant": "MARLIN_H743Vx" |
|||
}, |
|||
"connectivity": [ |
|||
"can", |
|||
"ethernet" |
|||
], |
|||
"debug": { |
|||
"jlink_device": "STM32H743VI", |
|||
"openocd_target": "stm32h7x", |
|||
"svd_path": "STM32H7x3.svd", |
|||
"tools": { |
|||
"stlink": { |
|||
"server": { |
|||
"arguments": [ |
|||
"-f", |
|||
"scripts/interface/stlink.cfg", |
|||
"-c", |
|||
"transport select hla_swd", |
|||
"-f", |
|||
"scripts/target/stm32h7x.cfg", |
|||
"-c", |
|||
"reset_config none" |
|||
], |
|||
"executable": "bin/openocd", |
|||
"package": "tool-openocd" |
|||
} |
|||
} |
|||
} |
|||
}, |
|||
"frameworks": [ |
|||
"arduino", |
|||
"stm32cube" |
|||
], |
|||
"name": "STM32H743VI (1024k RAM. 2048k Flash)", |
|||
"upload": { |
|||
"disable_flushing": false, |
|||
"maximum_ram_size": 1048576, |
|||
"maximum_size": 2097152, |
|||
"protocol": "stlink", |
|||
"protocols": [ |
|||
"stlink", |
|||
"dfu", |
|||
"jlink", |
|||
"cmsis-dap" |
|||
], |
|||
"offset_address": "0x8020000", |
|||
"require_upload_port": true, |
|||
"use_1200bps_touch": false, |
|||
"wait_for_upload_port": false |
|||
}, |
|||
"url": "https://www.st.com/en/microcontrollers-microprocessors/stm32h743vi.html", |
|||
"vendor": "ST" |
|||
} |
@ -0,0 +1,539 @@ |
|||
/*
|
|||
******************************************************************************* |
|||
* Copyright (c) 2020-2021, STMicroelectronics |
|||
* All rights reserved. |
|||
* |
|||
* This software component is licensed by ST under BSD 3-Clause license, |
|||
* the "License"; You may not use this file except in compliance with the |
|||
* License. You may obtain a copy of the License at: |
|||
* opensource.org/licenses/BSD-3-Clause |
|||
* |
|||
******************************************************************************* |
|||
*/ |
|||
/*
|
|||
* Automatically generated from STM32H742V(G-I)Hx.xml, STM32H742V(G-I)Tx.xml |
|||
* STM32H743V(G-I)Hx.xml, STM32H743VGTx.xml |
|||
* STM32H743VITx.xml, STM32H750VBTx.xml |
|||
* STM32H753VIHx.xml, STM32H753VITx.xml |
|||
* CubeMX DB release 6.0.30 |
|||
*/ |
|||
#if !defined(CUSTOM_PERIPHERAL_PINS) |
|||
#include "Arduino.h" |
|||
#include "PeripheralPins.h" |
|||
|
|||
/* =====
|
|||
* Notes: |
|||
* - The pins mentioned Px_y_ALTz are alternative possibilities which use other |
|||
* HW peripheral instances. You can use them the same way as any other "normal" |
|||
* pin (i.e. analogWrite(PA7_ALT1, 128);). |
|||
* |
|||
* - Commented lines are alternative possibilities which are not used per default. |
|||
* If you change them, you will have to know what you do |
|||
* ===== |
|||
*/ |
|||
|
|||
//*** ADC ***
|
|||
|
|||
#ifdef HAL_ADC_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_ADC[] = { |
|||
{PA_0, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 16, 0)}, // ADC1_INP16
|
|||
{PA_1, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 17, 0)}, // ADC1_INP17
|
|||
{PA_2, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 14, 0)}, // ADC1_INP14
|
|||
{PA_2_ALT1, ADC2, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 14, 0)}, // ADC2_INP14
|
|||
{PA_3, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 15, 0)}, // ADC1_INP15
|
|||
{PA_3_ALT1, ADC2, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 15, 0)}, // ADC2_INP15
|
|||
{PA_4, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 18, 0)}, // ADC1_INP18
|
|||
{PA_4_ALT1, ADC2, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 18, 0)}, // ADC2_INP18
|
|||
{PA_5, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 19, 0)}, // ADC1_INP19
|
|||
{PA_5_ALT1, ADC2, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 19, 0)}, // ADC2_INP19
|
|||
{PA_6, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 3, 0)}, // ADC1_INP3
|
|||
{PA_6_ALT1, ADC2, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 3, 0)}, // ADC2_INP3
|
|||
{PA_7, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 7, 0)}, // ADC1_INP7
|
|||
{PA_7_ALT1, ADC2, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 7, 0)}, // ADC2_INP7
|
|||
{PB_0, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 9, 0)}, // ADC1_INP9
|
|||
{PB_0_ALT1, ADC2, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 9, 0)}, // ADC2_INP9
|
|||
{PB_1, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 5, 0)}, // ADC1_INP5
|
|||
{PB_1_ALT1, ADC2, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 5, 0)}, // ADC2_INP5
|
|||
{PC_0, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 10, 0)}, // ADC1_INP10
|
|||
{PC_0_ALT1, ADC2, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 10, 0)}, // ADC2_INP10
|
|||
{PC_0_ALT2, ADC3, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 10, 0)}, // ADC3_INP10
|
|||
{PC_1, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 11, 0)}, // ADC1_INP11
|
|||
{PC_1_ALT1, ADC2, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 11, 0)}, // ADC2_INP11
|
|||
{PC_1_ALT2, ADC3, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 11, 0)}, // ADC3_INP11
|
|||
{PC_2_C, ADC3, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 0, 0)}, // ADC3_INP0
|
|||
{PC_3_C, ADC3, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 1, 0)}, // ADC3_INP1
|
|||
{PC_4, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 4, 0)}, // ADC1_INP4
|
|||
{PC_4_ALT1, ADC2, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 4, 0)}, // ADC2_INP4
|
|||
{PC_5, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 8, 0)}, // ADC1_INP8
|
|||
{PC_5_ALT1, ADC2, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 8, 0)}, // ADC2_INP8
|
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
//*** DAC ***
|
|||
|
|||
#ifdef HAL_DAC_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_DAC[] = { |
|||
{PA_4, DAC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 1, 0)}, // DAC1_OUT1
|
|||
{PA_5, DAC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 2, 0)}, // DAC1_OUT2
|
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
//*** I2C ***
|
|||
|
|||
#ifdef HAL_I2C_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_I2C_SDA[] = { |
|||
{PB_7, I2C1, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C1)}, |
|||
{PB_7_ALT1, I2C4, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF6_I2C4)}, |
|||
{PB_9, I2C1, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C1)}, |
|||
{PB_9_ALT1, I2C4, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF6_I2C4)}, |
|||
{PB_11, I2C2, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C2)}, |
|||
{PC_9, I2C3, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C3)}, |
|||
{PD_13, I2C4, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C4)}, |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_I2C_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_I2C_SCL[] = { |
|||
{PA_8, I2C3, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C3)}, |
|||
{PB_6, I2C1, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C1)}, |
|||
{PB_6_ALT1, I2C4, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF6_I2C4)}, |
|||
{PB_8, I2C1, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C1)}, |
|||
{PB_8_ALT1, I2C4, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF6_I2C4)}, |
|||
{PB_10, I2C2, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C2)}, |
|||
{PD_12, I2C4, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C4)}, |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
//*** TIM ***
|
|||
|
|||
#ifdef HAL_TIM_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_TIM[] = { |
|||
{PA_0, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 1, 0)}, // TIM2_CH1
|
|||
{PA_0_ALT1, TIM5, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM5, 1, 0)}, // TIM5_CH1
|
|||
{PA_1, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 2, 0)}, // TIM2_CH2
|
|||
{PA_1_ALT1, TIM5, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM5, 2, 0)}, // TIM5_CH2
|
|||
{PA_1_ALT2, TIM15, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF4_TIM15, 1, 1)}, // TIM15_CH1N
|
|||
{PA_2, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 3, 0)}, // TIM2_CH3
|
|||
{PA_2_ALT1, TIM5, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM5, 3, 0)}, // TIM5_CH3
|
|||
{PA_2_ALT2, TIM15, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF4_TIM15, 1, 0)}, // TIM15_CH1
|
|||
{PA_3, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 4, 0)}, // TIM2_CH4
|
|||
{PA_3_ALT1, TIM5, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM5, 4, 0)}, // TIM5_CH4
|
|||
{PA_3_ALT2, TIM15, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF4_TIM15, 2, 0)}, // TIM15_CH2
|
|||
{PA_5, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 1, 0)}, // TIM2_CH1
|
|||
{PA_5_ALT1, TIM8, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM8, 1, 1)}, // TIM8_CH1N
|
|||
{PA_6, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 1, 0)}, // TIM3_CH1
|
|||
{PA_6_ALT1, TIM13, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_TIM13, 1, 0)}, // TIM13_CH1
|
|||
{PA_7, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 1, 1)}, // TIM1_CH1N
|
|||
{PA_7_ALT1, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 2, 0)}, // TIM3_CH2
|
|||
{PA_7_ALT2, TIM8, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM8, 1, 1)}, // TIM8_CH1N
|
|||
{PA_7_ALT3, TIM14, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_TIM14, 1, 0)}, // TIM14_CH1
|
|||
{PA_8, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 1, 0)}, // TIM1_CH1
|
|||
{PA_9, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 2, 0)}, // TIM1_CH2
|
|||
{PA_10, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 3, 0)}, // TIM1_CH3
|
|||
{PA_11, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 4, 0)}, // TIM1_CH4
|
|||
{PA_15, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 1, 0)}, // TIM2_CH1
|
|||
{PB_0, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 2, 1)}, // TIM1_CH2N
|
|||
{PB_0_ALT1, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 3, 0)}, // TIM3_CH3
|
|||
{PB_0_ALT2, TIM8, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM8, 2, 1)}, // TIM8_CH2N
|
|||
{PB_1, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 3, 1)}, // TIM1_CH3N
|
|||
{PB_1_ALT1, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 4, 0)}, // TIM3_CH4
|
|||
{PB_1_ALT2, TIM8, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM8, 3, 1)}, // TIM8_CH3N
|
|||
{PB_3, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 2, 0)}, // TIM2_CH2
|
|||
{PB_4, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 1, 0)}, // TIM3_CH1
|
|||
{PB_5, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 2, 0)}, // TIM3_CH2
|
|||
{PB_6, TIM4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 1, 0)}, // TIM4_CH1
|
|||
{PB_6_ALT1, TIM16, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM16, 1, 1)}, // TIM16_CH1N
|
|||
{PB_7, TIM4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 2, 0)}, // TIM4_CH2
|
|||
{PB_7_ALT1, TIM17, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM17, 1, 1)}, // TIM17_CH1N
|
|||
{PB_8, TIM4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 3, 0)}, // TIM4_CH3
|
|||
{PB_8_ALT1, TIM16, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM16, 1, 0)}, // TIM16_CH1
|
|||
{PB_9, TIM4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 4, 0)}, // TIM4_CH4
|
|||
{PB_9_ALT1, TIM17, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM17, 1, 0)}, // TIM17_CH1
|
|||
{PB_10, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 3, 0)}, // TIM2_CH3
|
|||
{PB_11, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 4, 0)}, // TIM2_CH4
|
|||
{PB_13, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 1, 1)}, // TIM1_CH1N
|
|||
{PB_14, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 2, 1)}, // TIM1_CH2N
|
|||
{PB_14_ALT1, TIM8, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM8, 2, 1)}, // TIM8_CH2N
|
|||
{PB_14_ALT2, TIM12, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM12, 1, 0)}, // TIM12_CH1
|
|||
{PB_15, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 3, 1)}, // TIM1_CH3N
|
|||
{PB_15_ALT1, TIM8, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM8, 3, 1)}, // TIM8_CH3N
|
|||
{PB_15_ALT2, TIM12, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM12, 2, 0)}, // TIM12_CH2
|
|||
{PC_6, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 1, 0)}, // TIM3_CH1
|
|||
{PC_6_ALT1, TIM8, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM8, 1, 0)}, // TIM8_CH1
|
|||
{PC_7, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 2, 0)}, // TIM3_CH2
|
|||
{PC_7_ALT1, TIM8, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM8, 2, 0)}, // TIM8_CH2
|
|||
{PC_8, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 3, 0)}, // TIM3_CH3
|
|||
{PC_8_ALT1, TIM8, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM8, 3, 0)}, // TIM8_CH3
|
|||
{PC_9, TIM3, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM3, 4, 0)}, // TIM3_CH4
|
|||
{PC_9_ALT1, TIM8, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM8, 4, 0)}, // TIM8_CH4
|
|||
{PD_12, TIM4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 1, 0)}, // TIM4_CH1
|
|||
{PD_13, TIM4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 2, 0)}, // TIM4_CH2
|
|||
{PD_14, TIM4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 3, 0)}, // TIM4_CH3
|
|||
{PD_15, TIM4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 4, 0)}, // TIM4_CH4
|
|||
{PE_4, TIM15, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF4_TIM15, 1, 1)}, // TIM15_CH1N
|
|||
{PE_5, TIM15, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF4_TIM15, 1, 0)}, // TIM15_CH1
|
|||
{PE_6, TIM15, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF4_TIM15, 2, 0)}, // TIM15_CH2
|
|||
{PE_8, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 1, 1)}, // TIM1_CH1N
|
|||
{PE_9, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 1, 0)}, // TIM1_CH1
|
|||
{PE_10, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 2, 1)}, // TIM1_CH2N
|
|||
{PE_11, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 2, 0)}, // TIM1_CH2
|
|||
{PE_12, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 3, 1)}, // TIM1_CH3N
|
|||
{PE_13, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 3, 0)}, // TIM1_CH3
|
|||
{PE_14, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 4, 0)}, // TIM1_CH4
|
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
//*** UART ***
|
|||
|
|||
#ifdef HAL_UART_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_UART_TX[] = { |
|||
{PA_0, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART4)}, |
|||
{PA_2, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)}, |
|||
{PA_9, LPUART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_LPUART)}, |
|||
{PA_9_ALT1, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)}, |
|||
{PA_12, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_UART4)}, |
|||
{PA_15, UART7, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_UART7)}, |
|||
{PB_4, UART7, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_UART7)}, |
|||
{PB_6, LPUART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_LPUART)}, |
|||
{PB_6_ALT1, UART5, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF14_UART5)}, |
|||
{PB_6_ALT2, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)}, |
|||
{PB_9, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART4)}, |
|||
{PB_10, USART3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART3)}, |
|||
{PB_13, UART5, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF14_UART5)}, |
|||
{PB_14, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF4_USART1)}, |
|||
{PC_6, USART6, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART6)}, |
|||
{PC_10, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART4)}, |
|||
{PC_10_ALT1, USART3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART3)}, |
|||
{PC_12, UART5, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART5)}, |
|||
{PD_1, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART4)}, |
|||
{PD_5, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)}, |
|||
{PD_8, USART3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART3)}, |
|||
{PE_1, UART8, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART8)}, |
|||
{PE_8, UART7, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_UART7)}, |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_UART_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_UART_RX[] = { |
|||
{PA_1, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART4)}, |
|||
{PA_3, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)}, |
|||
{PA_8, UART7, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_UART7)}, |
|||
{PA_10, LPUART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_LPUART)}, |
|||
{PA_10_ALT1, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)}, |
|||
{PA_11, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_UART4)}, |
|||
{PB_3, UART7, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_UART7)}, |
|||
{PB_5, UART5, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF14_UART5)}, |
|||
{PB_7, LPUART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_LPUART)}, |
|||
{PB_7_ALT1, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)}, |
|||
{PB_8, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART4)}, |
|||
{PB_11, USART3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART3)}, |
|||
{PB_12, UART5, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF14_UART5)}, |
|||
{PB_15, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF4_USART1)}, |
|||
{PC_7, USART6, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART6)}, |
|||
{PC_11, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART4)}, |
|||
{PC_11_ALT1, USART3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART3)}, |
|||
{PD_0, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART4)}, |
|||
{PD_2, UART5, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART5)}, |
|||
{PD_6, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)}, |
|||
{PD_9, USART3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART3)}, |
|||
{PE_0, UART8, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART8)}, |
|||
{PE_7, UART7, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_UART7)}, |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_UART_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_UART_RTS[] = { |
|||
{PA_1, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)}, |
|||
{PA_12, LPUART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_LPUART)}, |
|||
{PA_12_ALT1, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)}, |
|||
{PA_15, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART4)}, |
|||
{PB_14, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART4)}, |
|||
{PB_14_ALT1, USART3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART3)}, |
|||
{PC_8, UART5, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART5)}, |
|||
{PD_4, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)}, |
|||
{PD_12, USART3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART3)}, |
|||
{PD_15, UART8, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART8)}, |
|||
{PE_9, UART7, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_UART7)}, |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_UART_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_UART_CTS[] = { |
|||
{PA_0, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)}, |
|||
{PA_11, LPUART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_LPUART)}, |
|||
{PA_11_ALT1, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)}, |
|||
{PB_0, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART4)}, |
|||
{PB_13, USART3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART3)}, |
|||
{PB_15, UART4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART4)}, |
|||
{PC_9, UART5, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART5)}, |
|||
{PD_3, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)}, |
|||
{PD_11, USART3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART3)}, |
|||
{PD_14, UART8, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_UART8)}, |
|||
{PE_10, UART7, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_UART7)}, |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
//*** SPI ***
|
|||
|
|||
#ifdef HAL_SPI_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_SPI_MOSI[] = { |
|||
{PA_7, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
|||
{PA_7_ALT1, SPI6, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_SPI6)}, |
|||
{PB_2, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_SPI3)}, |
|||
{PB_5, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
|||
{PB_5_ALT1, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_SPI3)}, |
|||
{PB_5_ALT2, SPI6, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_SPI6)}, |
|||
{PB_15, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PC_1, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PC_3_C, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PC_12, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_SPI3)}, |
|||
{PD_6, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI3)}, |
|||
{PD_7, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
|||
{PE_6, SPI4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI4)}, |
|||
{PE_14, SPI4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI4)}, |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_SPI_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_SPI_MISO[] = { |
|||
{PA_6, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
|||
{PA_6_ALT1, SPI6, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_SPI6)}, |
|||
{PB_4, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
|||
{PB_4_ALT1, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_SPI3)}, |
|||
{PB_4_ALT2, SPI6, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_SPI6)}, |
|||
{PB_14, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PC_2_C, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PC_11, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_SPI3)}, |
|||
{PE_5, SPI4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI4)}, |
|||
{PE_13, SPI4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI4)}, |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_SPI_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_SPI_SCLK[] = { |
|||
{PA_5, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
|||
{PA_5_ALT1, SPI6, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_SPI6)}, |
|||
{PA_9, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PA_12, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PB_3, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
|||
{PB_3_ALT1, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_SPI3)}, |
|||
{PB_3_ALT2, SPI6, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_SPI6)}, |
|||
{PB_10, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PB_13, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PC_10, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_SPI3)}, |
|||
{PD_3, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PE_2, SPI4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI4)}, |
|||
{PE_12, SPI4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI4)}, |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_SPI_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_SPI_SSEL[] = { |
|||
{PA_4, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
|||
{PA_4_ALT1, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_SPI3)}, |
|||
{PA_4_ALT2, SPI6, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_SPI6)}, |
|||
{PA_11, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PA_15, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
|||
{PA_15_ALT1, SPI3, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF6_SPI3)}, |
|||
{PA_15_ALT2, SPI6, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_SPI6)}, |
|||
{PB_4, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_SPI2)}, |
|||
{PB_9, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PB_12, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
|||
{PE_4, SPI4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI4)}, |
|||
{PE_11, SPI4, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI4)}, |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
//*** FDCAN ***
|
|||
|
|||
#ifdef HAL_FDCAN_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_CAN_RD[] = { |
|||
{PA_11, FDCAN1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF9_FDCAN1)}, |
|||
{PB_5, FDCAN2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF9_FDCAN2)}, |
|||
{PB_8, FDCAN1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF9_FDCAN1)}, |
|||
{PB_12, FDCAN2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF9_FDCAN2)}, |
|||
{PD_0, FDCAN1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF9_FDCAN1)}, |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_FDCAN_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_CAN_TD[] = { |
|||
{PA_12, FDCAN1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF9_FDCAN1)}, |
|||
{PB_6, FDCAN2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF9_FDCAN2)}, |
|||
{PB_9, FDCAN1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF9_FDCAN1)}, |
|||
{PB_13, FDCAN2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF9_FDCAN2)}, |
|||
{PD_1, FDCAN1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF9_FDCAN1)}, |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
//*** ETHERNET ***
|
|||
|
|||
#ifdef HAL_ETH_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_Ethernet[] = { |
|||
{PA_0, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_CRS
|
|||
{PA_1, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_REF_CLK
|
|||
{PA_1_ALT1, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_RX_CLK
|
|||
{PA_2, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_MDIO
|
|||
{PA_3, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_COL
|
|||
{PA_7, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_CRS_DV
|
|||
{PA_7_ALT1, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_RX_DV
|
|||
{PB_0, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_RXD2
|
|||
{PB_1, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_RXD3
|
|||
{PB_5, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_PPS_OUT
|
|||
{PB_8, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_TXD3
|
|||
{PB_10, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_RX_ER
|
|||
{PB_11, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_TX_EN
|
|||
{PB_12, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_TXD0
|
|||
{PB_13, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_TXD1
|
|||
{PC_1, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_MDC
|
|||
{PC_2_C, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_TXD2
|
|||
{PC_3_C, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_TX_CLK
|
|||
{PC_4, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_RXD0
|
|||
{PC_5, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_RXD1
|
|||
{PE_2, ETH, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF11_ETH)}, // ETH_TXD3
|
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
//*** QUADSPI ***
|
|||
|
|||
#ifdef HAL_QSPI_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_QUADSPI_DATA0[] = { |
|||
{PC_9, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_QUADSPI)}, // QUADSPI_BK1_IO0
|
|||
{PD_11, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_QUADSPI)}, // QUADSPI_BK1_IO0
|
|||
{PE_7, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_QUADSPI)}, // QUADSPI_BK2_IO0
|
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_QSPI_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_QUADSPI_DATA1[] = { |
|||
{PC_10, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_QUADSPI)}, // QUADSPI_BK1_IO1
|
|||
{PD_12, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_QUADSPI)}, // QUADSPI_BK1_IO1
|
|||
{PE_8, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_QUADSPI)}, // QUADSPI_BK2_IO1
|
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_QSPI_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_QUADSPI_DATA2[] = { |
|||
{PE_2, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_QUADSPI)}, // QUADSPI_BK1_IO2
|
|||
{PE_9, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_QUADSPI)}, // QUADSPI_BK2_IO2
|
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_QSPI_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_QUADSPI_DATA3[] = { |
|||
{PA_1, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_QUADSPI)}, // QUADSPI_BK1_IO3
|
|||
{PD_13, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_QUADSPI)}, // QUADSPI_BK1_IO3
|
|||
{PE_10, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_QUADSPI)}, // QUADSPI_BK2_IO3
|
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_QSPI_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_QUADSPI_SCLK[] = { |
|||
{PB_2, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_QUADSPI)}, // QUADSPI_CLK
|
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#ifdef HAL_QSPI_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_QUADSPI_SSEL[] = { |
|||
{PB_6, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_QUADSPI)}, // QUADSPI_BK1_NCS
|
|||
{PB_10, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_QUADSPI)}, // QUADSPI_BK1_NCS
|
|||
{PC_11, QUADSPI, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_QUADSPI)}, // QUADSPI_BK2_NCS
|
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
//*** USB ***
|
|||
|
|||
#if defined(HAL_PCD_MODULE_ENABLED) || defined(HAL_HCD_MODULE_ENABLED) |
|||
WEAK const PinMap PinMap_USB_OTG_FS[] = { |
|||
{PA_8, USB_OTG_FS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG1_FS)}, // USB_OTG_FS_SOF
|
|||
{PA_9, USB_OTG_FS, STM_PIN_DATA(STM_MODE_INPUT, GPIO_NOPULL, GPIO_AF_NONE)}, // USB_OTG_FS_VBUS
|
|||
{PA_10, USB_OTG_FS, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_PULLUP, GPIO_AF10_OTG1_FS)}, // USB_OTG_FS_ID
|
|||
{PA_11, USB_OTG_FS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG1_FS)}, // USB_OTG_FS_DM
|
|||
{PA_12, USB_OTG_FS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG1_FS)}, // USB_OTG_FS_DP
|
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#if defined(HAL_PCD_MODULE_ENABLED) || defined(HAL_HCD_MODULE_ENABLED) |
|||
WEAK const PinMap PinMap_USB_OTG_HS[] = { |
|||
#ifdef USE_USB_HS_IN_FS |
|||
// {PA_4, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF12_OTG2_FS)}, // USB_OTG_HS_SOF
|
|||
// {PB_12, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_PULLUP, GPIO_AF12_OTG2_FS)}, // USB_OTG_HS_ID
|
|||
// {PB_13, USB_OTG_HS, STM_PIN_DATA(STM_MODE_INPUT, GPIO_NOPULL, GPIO_AF_NONE)}, // USB_OTG_HS_VBUS
|
|||
{PB_14, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF12_OTG2_FS)}, // USB_OTG_HS_DM
|
|||
{PB_15, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF12_OTG2_FS)}, // USB_OTG_HS_DP
|
|||
#else |
|||
{PA_3, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG2_HS)}, // USB_OTG_HS_ULPI_D0
|
|||
{PA_5, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG2_HS)}, // USB_OTG_HS_ULPI_CK
|
|||
{PB_0, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG2_HS)}, // USB_OTG_HS_ULPI_D1
|
|||
{PB_1, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG2_HS)}, // USB_OTG_HS_ULPI_D2
|
|||
{PB_5, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG2_HS)}, // USB_OTG_HS_ULPI_D7
|
|||
{PB_10, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG2_HS)}, // USB_OTG_HS_ULPI_D3
|
|||
{PB_11, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG2_HS)}, // USB_OTG_HS_ULPI_D4
|
|||
{PB_12, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG2_HS)}, // USB_OTG_HS_ULPI_D5
|
|||
{PB_13, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG2_HS)}, // USB_OTG_HS_ULPI_D6
|
|||
{PC_0, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG2_HS)}, // USB_OTG_HS_ULPI_STP
|
|||
{PC_2_C, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG2_HS)}, // USB_OTG_HS_ULPI_DIR
|
|||
{PC_3_C, USB_OTG_HS, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_OTG2_HS)}, // USB_OTG_HS_ULPI_NXT
|
|||
#endif /* USE_USB_HS_IN_FS */ |
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
//*** SD ***
|
|||
|
|||
#ifdef HAL_SD_MODULE_ENABLED |
|||
WEAK const PinMap PinMap_SD[] = { |
|||
{PA_0, SDMMC2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF9_SDIO2)}, // SDMMC2_CMD
|
|||
{PB_3, SDMMC2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_SDIO2)}, // SDMMC2_D2
|
|||
{PB_4, SDMMC2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_SDIO2)}, // SDMMC2_D3
|
|||
{PB_8, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF7_SDIO1)}, // SDMMC1_CKIN
|
|||
{PB_8_ALT1, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF12_SDIO1)}, // SDMMC1_D4
|
|||
{PB_8_ALT2, SDMMC2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_SDIO2)}, // SDMMC2_D4
|
|||
{PB_9, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF7_SDIO1)}, // SDMMC1_CDIR
|
|||
{PB_9_ALT1, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF12_SDIO1)}, // SDMMC1_D5
|
|||
{PB_9_ALT2, SDMMC2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_SDIO2)}, // SDMMC2_D5
|
|||
{PB_14, SDMMC2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_SDIO2)}, // SDMMC2_D0
|
|||
{PB_15, SDMMC2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF9_SDIO2)}, // SDMMC2_D1
|
|||
{PC_1, SDMMC2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF9_SDIO2)}, // SDMMC2_CK
|
|||
{PC_6, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF8_SDIO1)}, // SDMMC1_D0DIR
|
|||
{PC_6_ALT1, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF12_SDIO1)}, // SDMMC1_D6
|
|||
{PC_6_ALT2, SDMMC2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_SDIO2)}, // SDMMC2_D6
|
|||
{PC_7, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF8_SDIO1)}, // SDMMC1_D123DIR
|
|||
{PC_7_ALT1, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF12_SDIO1)}, // SDMMC1_D7
|
|||
{PC_7_ALT2, SDMMC2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF10_SDIO2)}, // SDMMC2_D7
|
|||
{PC_8, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF12_SDIO1)}, // SDMMC1_D0
|
|||
{PC_9, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF12_SDIO1)}, // SDMMC1_D1
|
|||
{PC_10, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF12_SDIO1)}, // SDMMC1_D2
|
|||
{PC_11, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF12_SDIO1)}, // SDMMC1_D3
|
|||
{PC_12, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF12_SDIO1)}, // SDMMC1_CK
|
|||
{PD_2, SDMMC1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF12_SDIO1)}, // SDMMC1_CMD
|
|||
{PD_6, SDMMC2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF11_SDIO2)}, // SDMMC2_CK
|
|||
{PD_7, SDMMC2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_NOPULL, GPIO_AF11_SDIO2)}, // SDMMC2_CMD
|
|||
{NC, NP, 0} |
|||
}; |
|||
#endif |
|||
|
|||
#endif /* !CUSTOM_PERIPHERAL_PINS */ |
@ -0,0 +1,112 @@ |
|||
/* Dual pad pin name */ |
|||
PC_2_C = PC_2 | PDUAL, |
|||
PC_3_C = PC_3 | PDUAL, |
|||
|
|||
/* Alternate pin name */ |
|||
PA_0_ALT1 = PA_0 | ALT1, |
|||
PA_1_ALT1 = PA_1 | ALT1, |
|||
PA_1_ALT2 = PA_1 | ALT2, |
|||
PA_2_ALT1 = PA_2 | ALT1, |
|||
PA_2_ALT2 = PA_2 | ALT2, |
|||
PA_3_ALT1 = PA_3 | ALT1, |
|||
PA_3_ALT2 = PA_3 | ALT2, |
|||
PA_4_ALT1 = PA_4 | ALT1, |
|||
PA_4_ALT2 = PA_4 | ALT2, |
|||
PA_5_ALT1 = PA_5 | ALT1, |
|||
PA_6_ALT1 = PA_6 | ALT1, |
|||
PA_7_ALT1 = PA_7 | ALT1, |
|||
PA_7_ALT2 = PA_7 | ALT2, |
|||
PA_7_ALT3 = PA_7 | ALT3, |
|||
PA_9_ALT1 = PA_9 | ALT1, |
|||
PA_10_ALT1 = PA_10 | ALT1, |
|||
PA_11_ALT1 = PA_11 | ALT1, |
|||
PA_12_ALT1 = PA_12 | ALT1, |
|||
PA_15_ALT1 = PA_15 | ALT1, |
|||
PA_15_ALT2 = PA_15 | ALT2, |
|||
PB_0_ALT1 = PB_0 | ALT1, |
|||
PB_0_ALT2 = PB_0 | ALT2, |
|||
PB_1_ALT1 = PB_1 | ALT1, |
|||
PB_1_ALT2 = PB_1 | ALT2, |
|||
PB_3_ALT1 = PB_3 | ALT1, |
|||
PB_3_ALT2 = PB_3 | ALT2, |
|||
PB_4_ALT1 = PB_4 | ALT1, |
|||
PB_4_ALT2 = PB_4 | ALT2, |
|||
PB_5_ALT1 = PB_5 | ALT1, |
|||
PB_5_ALT2 = PB_5 | ALT2, |
|||
PB_6_ALT1 = PB_6 | ALT1, |
|||
PB_6_ALT2 = PB_6 | ALT2, |
|||
PB_7_ALT1 = PB_7 | ALT1, |
|||
PB_8_ALT1 = PB_8 | ALT1, |
|||
PB_8_ALT2 = PB_8 | ALT2, |
|||
PB_9_ALT1 = PB_9 | ALT1, |
|||
PB_9_ALT2 = PB_9 | ALT2, |
|||
PB_14_ALT1 = PB_14 | ALT1, |
|||
PB_14_ALT2 = PB_14 | ALT2, |
|||
PB_15_ALT1 = PB_15 | ALT1, |
|||
PB_15_ALT2 = PB_15 | ALT2, |
|||
PC_0_ALT1 = PC_0 | ALT1, |
|||
PC_0_ALT2 = PC_0 | ALT2, |
|||
PC_1_ALT1 = PC_1 | ALT1, |
|||
PC_1_ALT2 = PC_1 | ALT2, |
|||
PC_4_ALT1 = PC_4 | ALT1, |
|||
PC_5_ALT1 = PC_5 | ALT1, |
|||
PC_6_ALT1 = PC_6 | ALT1, |
|||
PC_6_ALT2 = PC_6 | ALT2, |
|||
PC_7_ALT1 = PC_7 | ALT1, |
|||
PC_7_ALT2 = PC_7 | ALT2, |
|||
PC_8_ALT1 = PC_8 | ALT1, |
|||
PC_9_ALT1 = PC_9 | ALT1, |
|||
PC_10_ALT1 = PC_10 | ALT1, |
|||
PC_11_ALT1 = PC_11 | ALT1, |
|||
|
|||
/* SYS_WKUP */ |
|||
#ifdef PWR_WAKEUP_PIN1 |
|||
SYS_WKUP1 = PA_0, /* SYS_WKUP0 */ |
|||
#endif |
|||
#ifdef PWR_WAKEUP_PIN2 |
|||
SYS_WKUP2 = PA_2, /* SYS_WKUP1 */ |
|||
#endif |
|||
#ifdef PWR_WAKEUP_PIN3 |
|||
SYS_WKUP3 = PC_13, /* SYS_WKUP2 */ |
|||
#endif |
|||
#ifdef PWR_WAKEUP_PIN4 |
|||
SYS_WKUP4 = NC, |
|||
#endif |
|||
#ifdef PWR_WAKEUP_PIN5 |
|||
SYS_WKUP5 = NC, |
|||
#endif |
|||
#ifdef PWR_WAKEUP_PIN6 |
|||
SYS_WKUP6 = PC_1, /* SYS_WKUP5 */ |
|||
#endif |
|||
#ifdef PWR_WAKEUP_PIN7 |
|||
SYS_WKUP7 = NC, |
|||
#endif |
|||
#ifdef PWR_WAKEUP_PIN8 |
|||
SYS_WKUP8 = NC, |
|||
#endif |
|||
|
|||
/* USB */ |
|||
#ifdef USBCON |
|||
USB_OTG_FS_DM = PA_11, |
|||
USB_OTG_FS_DP = PA_12, |
|||
USB_OTG_FS_ID = PA_10, |
|||
USB_OTG_FS_SOF = PA_8, |
|||
USB_OTG_FS_VBUS = PA_9, |
|||
USB_OTG_HS_DM = PB_14, |
|||
USB_OTG_HS_DP = PB_15, |
|||
USB_OTG_HS_ID = PB_12, |
|||
USB_OTG_HS_SOF = PA_4, |
|||
USB_OTG_HS_ULPI_CK = PA_5, |
|||
USB_OTG_HS_ULPI_D0 = PA_3, |
|||
USB_OTG_HS_ULPI_D1 = PB_0, |
|||
USB_OTG_HS_ULPI_D2 = PB_1, |
|||
USB_OTG_HS_ULPI_D3 = PB_10, |
|||
USB_OTG_HS_ULPI_D4 = PB_11, |
|||
USB_OTG_HS_ULPI_D5 = PB_12, |
|||
USB_OTG_HS_ULPI_D6 = PB_13, |
|||
USB_OTG_HS_ULPI_D7 = PB_5, |
|||
USB_OTG_HS_ULPI_DIR = PC_2_C, |
|||
USB_OTG_HS_ULPI_NXT = PC_3_C, |
|||
USB_OTG_HS_ULPI_STP = PC_0, |
|||
USB_OTG_HS_VBUS = PB_13, |
|||
#endif |
@ -0,0 +1,208 @@ |
|||
/* |
|||
****************************************************************************** |
|||
** |
|||
** File : LinkerScript.ld |
|||
** |
|||
** Author : Auto-generated by STM32CubeIDE |
|||
** |
|||
** Abstract : Linker script for STM32H743VI Device from STM32H7 series |
|||
** 2048Kbytes FLASH |
|||
** 128Kbytes DTCMRAM |
|||
** 64Kbytes ITCMRAM |
|||
** 512Kbytes RAM_D1 |
|||
** 288Kbytes RAM_D2 |
|||
** 64Kbytes RAM_D3 |
|||
** |
|||
** Set heap size, stack size and stack location according |
|||
** to application requirements. |
|||
** |
|||
** Set memory bank area and size if external memory is used. |
|||
** |
|||
** Target : STMicroelectronics STM32 |
|||
** |
|||
** Distribution: The file is distributed as is without any warranty |
|||
** of any kind. |
|||
** |
|||
***************************************************************************** |
|||
** @attention |
|||
** |
|||
** <h2><center>© COPYRIGHT(c) 2019 STMicroelectronics</center></h2> |
|||
** |
|||
** Redistribution and use in source and binary forms, with or without modification, |
|||
** are permitted provided that the following conditions are met: |
|||
** 1. Redistributions of source code must retain the above copyright notice, |
|||
** this list of conditions and the following disclaimer. |
|||
** 2. Redistributions in binary form must reproduce the above copyright notice, |
|||
** this list of conditions and the following disclaimer in the documentation |
|||
** and/or other materials provided with the distribution. |
|||
** 3. Neither the name of STMicroelectronics nor the names of its contributors |
|||
** may be used to endorse or promote products derived from this software |
|||
** without specific prior written permission. |
|||
** |
|||
** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
|||
** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
|||
** IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
|||
** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE |
|||
** FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
|||
** DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR |
|||
** SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER |
|||
** CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, |
|||
** OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
|||
** OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
|||
** |
|||
***************************************************************************** |
|||
*/ |
|||
|
|||
/* Entry Point */ |
|||
ENTRY(Reset_Handler) |
|||
|
|||
/* Highest address of the user mode stack */ |
|||
_estack = 0x24080000; /* end of "RAM_D1" Ram type memory */ |
|||
|
|||
_Min_Heap_Size = 0x200; /* required amount of heap */ |
|||
_Min_Stack_Size = 0x400; /* required amount of stack */ |
|||
|
|||
/* Memories definition */ |
|||
MEMORY |
|||
{ |
|||
DTCMRAM (xrw) : ORIGIN = 0x20000000, LENGTH = 128K |
|||
ITCMRAM (xrw) : ORIGIN = 0x00000000, LENGTH = 64K |
|||
RAM_D1 (xrw) : ORIGIN = 0x24000000, LENGTH = 512K |
|||
RAM_D2 (xrw) : ORIGIN = 0x30000000, LENGTH = 288K |
|||
RAM_D3 (xrw) : ORIGIN = 0x38000000, LENGTH = 64K |
|||
FLASH (rx) : ORIGIN = 0x8000000 + LD_FLASH_OFFSET, LENGTH = LD_MAX_SIZE - LD_FLASH_OFFSET |
|||
} |
|||
|
|||
/* Sections */ |
|||
SECTIONS |
|||
{ |
|||
/* The startup code into "FLASH" Rom type memory */ |
|||
.isr_vector : |
|||
{ |
|||
. = ALIGN(4); |
|||
KEEP(*(.isr_vector)) /* Startup code */ |
|||
. = ALIGN(4); |
|||
} >FLASH |
|||
|
|||
/* The program code and other data into "FLASH" Rom type memory */ |
|||
.text : |
|||
{ |
|||
. = ALIGN(4); |
|||
*(.text) /* .text sections (code) */ |
|||
*(.text*) /* .text* sections (code) */ |
|||
*(.glue_7) /* glue arm to thumb code */ |
|||
*(.glue_7t) /* glue thumb to arm code */ |
|||
*(.eh_frame) |
|||
|
|||
KEEP (*(.init)) |
|||
KEEP (*(.fini)) |
|||
|
|||
. = ALIGN(4); |
|||
_etext = .; /* define a global symbols at end of code */ |
|||
} >FLASH |
|||
|
|||
/* Constant data into "FLASH" Rom type memory */ |
|||
.rodata : |
|||
{ |
|||
. = ALIGN(4); |
|||
*(.rodata) /* .rodata sections (constants, strings, etc.) */ |
|||
*(.rodata*) /* .rodata* sections (constants, strings, etc.) */ |
|||
. = ALIGN(4); |
|||
} >FLASH |
|||
|
|||
.ARM.extab : { |
|||
. = ALIGN(4); |
|||
*(.ARM.extab* .gnu.linkonce.armextab.*) |
|||
. = ALIGN(4); |
|||
} >FLASH |
|||
|
|||
.ARM : { |
|||
. = ALIGN(4); |
|||
__exidx_start = .; |
|||
*(.ARM.exidx*) |
|||
__exidx_end = .; |
|||
. = ALIGN(4); |
|||
} >FLASH |
|||
|
|||
.preinit_array : |
|||
{ |
|||
. = ALIGN(4); |
|||
PROVIDE_HIDDEN (__preinit_array_start = .); |
|||
KEEP (*(.preinit_array*)) |
|||
PROVIDE_HIDDEN (__preinit_array_end = .); |
|||
. = ALIGN(4); |
|||
} >FLASH |
|||
|
|||
.init_array : |
|||
{ |
|||
. = ALIGN(4); |
|||
PROVIDE_HIDDEN (__init_array_start = .); |
|||
KEEP (*(SORT(.init_array.*))) |
|||
KEEP (*(.init_array*)) |
|||
PROVIDE_HIDDEN (__init_array_end = .); |
|||
. = ALIGN(4); |
|||
} >FLASH |
|||
|
|||
.fini_array : |
|||
{ |
|||
. = ALIGN(4); |
|||
PROVIDE_HIDDEN (__fini_array_start = .); |
|||
KEEP (*(SORT(.fini_array.*))) |
|||
KEEP (*(.fini_array*)) |
|||
PROVIDE_HIDDEN (__fini_array_end = .); |
|||
. = ALIGN(4); |
|||
} >FLASH |
|||
|
|||
/* Used by the startup to initialize data */ |
|||
_sidata = LOADADDR(.data); |
|||
|
|||
/* Initialized data sections into "RAM_D1" Ram type memory */ |
|||
.data : |
|||
{ |
|||
. = ALIGN(4); |
|||
_sdata = .; /* create a global symbol at data start */ |
|||
*(.data) /* .data sections */ |
|||
*(.data*) /* .data* sections */ |
|||
|
|||
. = ALIGN(4); |
|||
_edata = .; /* define a global symbol at data end */ |
|||
|
|||
} >RAM_D1 AT> FLASH |
|||
|
|||
/* Uninitialized data section into "RAM_D1" Ram type memory */ |
|||
. = ALIGN(4); |
|||
.bss : |
|||
{ |
|||
/* This is used by the startup in order to initialize the .bss section */ |
|||
_sbss = .; /* define a global symbol at bss start */ |
|||
__bss_start__ = _sbss; |
|||
*(.bss) |
|||
*(.bss*) |
|||
*(COMMON) |
|||
|
|||
. = ALIGN(4); |
|||
_ebss = .; /* define a global symbol at bss end */ |
|||
__bss_end__ = _ebss; |
|||
} >RAM_D1 |
|||
|
|||
/* User_heap_stack section, used to check that there is enough "RAM_D1" Ram type memory left */ |
|||
._user_heap_stack : |
|||
{ |
|||
. = ALIGN(8); |
|||
PROVIDE ( end = . ); |
|||
PROVIDE ( _end = . ); |
|||
. = . + _Min_Heap_Size; |
|||
. = . + _Min_Stack_Size; |
|||
. = ALIGN(8); |
|||
} >RAM_D1 |
|||
|
|||
/* Remove information from the compiler libraries */ |
|||
/DISCARD/ : |
|||
{ |
|||
libc.a ( * ) |
|||
libm.a ( * ) |
|||
libgcc.a ( * ) |
|||
} |
|||
|
|||
.ARM.attributes 0 : { *(.ARM.attributes) } |
|||
} |
@ -0,0 +1,245 @@ |
|||
/*
|
|||
******************************************************************************* |
|||
* Copyright (c) 2020-2021, STMicroelectronics |
|||
* All rights reserved. |
|||
* |
|||
* This software component is licensed by ST under BSD 3-Clause license, |
|||
* the "License"; You may not use this file except in compliance with the |
|||
* License. You may obtain a copy of the License at: |
|||
* opensource.org/licenses/BSD-3-Clause |
|||
* |
|||
******************************************************************************* |
|||
*/ |
|||
#if defined(STM32H743xx) |
|||
#include "pins_arduino.h" |
|||
|
|||
// Digital PinName array
|
|||
const PinName digitalPin[] = { |
|||
PA_0, // D0/A0
|
|||
PA_1, // D1/A1
|
|||
PA_2, // D2/A2
|
|||
PA_3, // D3/A3
|
|||
PA_4, // D4/A4
|
|||
PA_5, // D5/A5
|
|||
PA_6, // D6/A6
|
|||
PA_7, // D7/A7
|
|||
PA_8, // D8
|
|||
PA_9, // D9
|
|||
PA_10, // D10
|
|||
PA_11, // D11
|
|||
PA_12, // D12
|
|||
PA_13, // D13
|
|||
PA_14, // D14
|
|||
PA_15, // D15
|
|||
PB_0, // D16/A8
|
|||
PB_1, // D17/A9
|
|||
PB_2, // D18
|
|||
PB_3, // D19
|
|||
PB_4, // D20
|
|||
PB_5, // D21
|
|||
PB_6, // D22
|
|||
PB_7, // D23
|
|||
PB_8, // D24
|
|||
PB_9, // D25
|
|||
PB_10, // D26
|
|||
PB_11, // D27
|
|||
PB_12, // D28
|
|||
PB_13, // D29
|
|||
PB_14, // D30
|
|||
PB_15, // D31
|
|||
PC_0, // D32/A10
|
|||
PC_1, // D33/A11
|
|||
PC_4, // D34/A12
|
|||
PC_5, // D35/A13
|
|||
PC_6, // D36
|
|||
PC_7, // D37
|
|||
PC_8, // D38
|
|||
PC_9, // D39
|
|||
PC_10, // D40
|
|||
PC_11, // D41
|
|||
PC_12, // D42
|
|||
PC_13, // D43
|
|||
PC_14, // D44
|
|||
PC_15, // D45
|
|||
PD_0, // D46
|
|||
PD_1, // D47
|
|||
PD_2, // D48
|
|||
PD_3, // D49
|
|||
PD_4, // D50
|
|||
PD_5, // D51
|
|||
PD_6, // D52
|
|||
PD_7, // D53
|
|||
PD_8, // D54
|
|||
PD_9, // D55
|
|||
PD_10, // D56
|
|||
PD_11, // D57
|
|||
PD_12, // D58
|
|||
PD_13, // D59
|
|||
PD_14, // D60
|
|||
PD_15, // D61
|
|||
PE_0, // D62
|
|||
PE_1, // D63
|
|||
PE_2, // D64
|
|||
PE_3, // D65
|
|||
PE_4, // D66
|
|||
PE_5, // D67
|
|||
PE_6, // D68
|
|||
PE_7, // D69
|
|||
PE_8, // D70
|
|||
PE_9, // D71
|
|||
PE_10, // D72
|
|||
PE_11, // D73
|
|||
PE_12, // D74
|
|||
PE_13, // D75
|
|||
PE_14, // D76
|
|||
PE_15, // D77
|
|||
PH_0, // D78
|
|||
PH_1, // D79
|
|||
PC_2_C, // D80/A14
|
|||
PC_3_C // D81/A15
|
|||
}; |
|||
|
|||
// Analog (Ax) pin number array
|
|||
const uint32_t analogInputPin[] = { |
|||
0, // A0, PA0
|
|||
1, // A1, PA1
|
|||
2, // A2, PA2
|
|||
3, // A3, PA3
|
|||
4, // A4, PA4
|
|||
5, // A5, PA5
|
|||
6, // A6, PA6
|
|||
7, // A7, PA7
|
|||
16, // A8, PB0
|
|||
17, // A9, PB1
|
|||
32, // A10, PC0
|
|||
33, // A11, PC1
|
|||
34, // A12, PC4
|
|||
35, // A13, PC5
|
|||
80, // A14, PC2_C
|
|||
81 // A15, PC3_C
|
|||
}; |
|||
|
|||
/*
|
|||
* @brief System Clock Configuration |
|||
* @param None |
|||
* @retval None |
|||
*/ |
|||
WEAK void SystemClock_Config(void) |
|||
{ |
|||
RCC_OscInitTypeDef RCC_OscInitStruct = {0}; |
|||
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0}; |
|||
RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {}; |
|||
|
|||
/** Supply configuration update enable
|
|||
*/ |
|||
HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY); |
|||
/** Configure the main internal regulator output voltage
|
|||
*/ |
|||
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0); |
|||
|
|||
while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {} |
|||
/** Initializes the RCC Oscillators according to the specified parameters
|
|||
* in the RCC_OscInitTypeDef structure. |
|||
*/ |
|||
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE; |
|||
RCC_OscInitStruct.HSEState = RCC_HSE_ON; |
|||
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON; |
|||
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE; |
|||
RCC_OscInitStruct.PLL.PLLM = 5; // 25Mhz / 5 = 5Mhz
|
|||
RCC_OscInitStruct.PLL.PLLN = 192; // 25Mhz / 5 * 192 = 960Mhz
|
|||
RCC_OscInitStruct.PLL.PLLP = 2; // 960Mhz / 2 = 480Mhz
|
|||
RCC_OscInitStruct.PLL.PLLQ = 20; // 960Mhz / 20 = 48Mhz for USB
|
|||
RCC_OscInitStruct.PLL.PLLR = 20; // unused
|
|||
RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2; |
|||
RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE; |
|||
RCC_OscInitStruct.PLL.PLLFRACN = 0; |
|||
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) |
|||
{ |
|||
Error_Handler(); |
|||
} |
|||
/** Initializes the CPU, AHB and APB buses clocks
|
|||
*/ |
|||
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK |
|||
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2 |
|||
|RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1; |
|||
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; |
|||
RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1; |
|||
RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2; |
|||
RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2; |
|||
RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2; |
|||
RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2; |
|||
RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2; |
|||
|
|||
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) |
|||
{ |
|||
Error_Handler(); |
|||
} |
|||
|
|||
PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB | RCC_PERIPHCLK_QSPI |
|||
| RCC_PERIPHCLK_SDMMC | RCC_PERIPHCLK_ADC |
|||
| RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_USART16 |
|||
| RCC_PERIPHCLK_USART234578 | RCC_PERIPHCLK_I2C123 |
|||
| RCC_PERIPHCLK_I2C4 | RCC_PERIPHCLK_SPI123 |
|||
| RCC_PERIPHCLK_SPI45 | RCC_PERIPHCLK_SPI6; |
|||
|
|||
/* PLL1 qclk used for USB 48 Mhz */ |
|||
/* PLL1 qclk also used for FMC, QUADSPI, SDMMC, RNG, SAI */ |
|||
/* PLL2 pclk is needed for adc max 80 Mhz (p,q,r same) */ |
|||
/* PLL2 pclk also used for LP timers 2,3,4,5, SPI 1,2,3 */ |
|||
/* PLL2 qclk is needed for uart, can, spi4,5,6 80 Mhz */ |
|||
/* PLL3 r clk is needed for i2c 80 Mhz (p,q,r same) */ |
|||
PeriphClkInitStruct.PLL2.PLL2M = 15; // M DIV 15 vco 25 / 15 ~ 1.667 Mhz
|
|||
PeriphClkInitStruct.PLL2.PLL2N = 96; // N MUL 96
|
|||
PeriphClkInitStruct.PLL2.PLL2P = 2; // P div 2
|
|||
PeriphClkInitStruct.PLL2.PLL2Q = 2; // Q div 2
|
|||
PeriphClkInitStruct.PLL2.PLL2R = 2; // R div 2
|
|||
// RCC_PLL1VCIRANGE_0 Clock range frequency between 1 and 2 MHz
|
|||
PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0; |
|||
PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM; |
|||
PeriphClkInitStruct.PLL2.PLL2FRACN = 0; |
|||
PeriphClkInitStruct.PLL3.PLL3M = 15; // M DIV 15 vco 25 / 15 ~ 1.667 Mhz
|
|||
PeriphClkInitStruct.PLL3.PLL3N = 96; // N MUL 96
|
|||
PeriphClkInitStruct.PLL3.PLL3P = 2; // P div 2
|
|||
PeriphClkInitStruct.PLL3.PLL3Q = 2; // Q div 2
|
|||
PeriphClkInitStruct.PLL3.PLL3R = 2; // R div 2
|
|||
// RCC_PLL1VCIRANGE_0 Clock range frequency between 1 and 2 MHz
|
|||
PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0; |
|||
PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM; |
|||
PeriphClkInitStruct.PLL3.PLL3FRACN = 0; |
|||
// ADC from PLL2 pclk
|
|||
PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2; |
|||
// USB from PLL1 qclk
|
|||
PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL; |
|||
// QSPI from PLL1 qclk
|
|||
PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_PLL; |
|||
// SDMMC from PLL1 qclk
|
|||
PeriphClkInitStruct.SdmmcClockSelection = 0; |
|||
//PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
|
|||
// LPUART from PLL2 qclk
|
|||
PeriphClkInitStruct.Lpuart1ClockSelection = 0; |
|||
//PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PLL2;
|
|||
// USART from PLL2 qclk
|
|||
PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_PLL2; |
|||
// USART from PLL2 qclk
|
|||
PeriphClkInitStruct.Usart234578ClockSelection = 0; |
|||
//PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL2;
|
|||
// I2C123 from PLL3 rclk
|
|||
PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_PLL3; |
|||
// I2C4 from PLL3 rclk
|
|||
PeriphClkInitStruct.I2c4ClockSelection = 0; |
|||
//PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PLL3;
|
|||
// SPI123 from PLL2 pclk
|
|||
PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2; |
|||
// SPI45 from PLL2 qclk
|
|||
PeriphClkInitStruct.Spi45ClockSelection = 0; |
|||
//PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
|
|||
// SPI6 from PLL2 qclk
|
|||
PeriphClkInitStruct.Spi6ClockSelection = 0; |
|||
//PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_PLL2;
|
|||
|
|||
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) { |
|||
Error_Handler(); |
|||
} |
|||
} |
|||
|
|||
#endif /* ARDUINO_GENERIC_* */ |
@ -0,0 +1,268 @@ |
|||
/*
|
|||
******************************************************************************* |
|||
* Copyright (c) 2020-2021, STMicroelectronics |
|||
* All rights reserved. |
|||
* |
|||
* This software component is licensed by ST under BSD 3-Clause license, |
|||
* the "License"; You may not use this file except in compliance with the |
|||
* License. You may obtain a copy of the License at: |
|||
* opensource.org/licenses/BSD-3-Clause |
|||
* |
|||
******************************************************************************* |
|||
*/ |
|||
#pragma once |
|||
|
|||
/*----------------------------------------------------------------------------
|
|||
* STM32 pins number |
|||
*----------------------------------------------------------------------------*/ |
|||
#define PA0 PIN_A0 |
|||
#define PA1 PIN_A1 |
|||
#define PA2 PIN_A2 |
|||
#define PA3 PIN_A3 |
|||
#define PA4 PIN_A4 |
|||
#define PA5 PIN_A5 |
|||
#define PA6 PIN_A6 |
|||
#define PA7 PIN_A7 |
|||
#define PA8 8 |
|||
#define PA9 9 |
|||
#define PA10 10 |
|||
#define PA11 11 |
|||
#define PA12 12 |
|||
#define PA13 13 |
|||
#define PA14 14 |
|||
#define PA15 15 |
|||
#define PB0 PIN_A8 |
|||
#define PB1 PIN_A9 |
|||
#define PB2 18 |
|||
#define PB3 19 |
|||
#define PB4 20 |
|||
#define PB5 21 |
|||
#define PB6 22 |
|||
#define PB7 23 |
|||
#define PB8 24 |
|||
#define PB9 25 |
|||
#define PB10 26 |
|||
#define PB11 27 |
|||
#define PB12 28 |
|||
#define PB13 29 |
|||
#define PB14 30 |
|||
#define PB15 31 |
|||
#define PC0 PIN_A10 |
|||
#define PC1 PIN_A11 |
|||
#define PC4 PIN_A12 |
|||
#define PC5 PIN_A13 |
|||
#define PC6 36 |
|||
#define PC7 37 |
|||
#define PC8 38 |
|||
#define PC9 39 |
|||
#define PC10 40 |
|||
#define PC11 41 |
|||
#define PC12 42 |
|||
#define PC13 43 |
|||
#define PC14 44 |
|||
#define PC15 45 |
|||
#define PD0 46 |
|||
#define PD1 47 |
|||
#define PD2 48 |
|||
#define PD3 49 |
|||
#define PD4 50 |
|||
#define PD5 51 |
|||
#define PD6 52 |
|||
#define PD7 53 |
|||
#define PD8 54 |
|||
#define PD9 55 |
|||
#define PD10 56 |
|||
#define PD11 57 |
|||
#define PD12 58 |
|||
#define PD13 59 |
|||
#define PD14 60 |
|||
#define PD15 61 |
|||
#define PE0 62 |
|||
#define PE1 63 |
|||
#define PE2 64 |
|||
#define PE3 65 |
|||
#define PE4 66 |
|||
#define PE5 67 |
|||
#define PE6 68 |
|||
#define PE7 69 |
|||
#define PE8 70 |
|||
#define PE9 71 |
|||
#define PE10 72 |
|||
#define PE11 73 |
|||
#define PE12 74 |
|||
#define PE13 75 |
|||
#define PE14 76 |
|||
#define PE15 77 |
|||
#define PH0 78 |
|||
#define PH1 79 |
|||
#define PC2_C PIN_A14 |
|||
#define PC3_C PIN_A15 |
|||
#define PC2 PC2_C |
|||
#define PC3 PC3_C |
|||
|
|||
// Alternate pins number
|
|||
#define PA0_ALT1 (PA0 | ALT1) |
|||
#define PA1_ALT1 (PA1 | ALT1) |
|||
#define PA1_ALT2 (PA1 | ALT2) |
|||
#define PA2_ALT1 (PA2 | ALT1) |
|||
#define PA2_ALT2 (PA2 | ALT2) |
|||
#define PA3_ALT1 (PA3 | ALT1) |
|||
#define PA3_ALT2 (PA3 | ALT2) |
|||
#define PA4_ALT1 (PA4 | ALT1) |
|||
#define PA4_ALT2 (PA4 | ALT2) |
|||
#define PA5_ALT1 (PA5 | ALT1) |
|||
#define PA6_ALT1 (PA6 | ALT1) |
|||
#define PA7_ALT1 (PA7 | ALT1) |
|||
#define PA7_ALT2 (PA7 | ALT2) |
|||
#define PA7_ALT3 (PA7 | ALT3) |
|||
#define PA9_ALT1 (PA9 | ALT1) |
|||
#define PA10_ALT1 (PA10 | ALT1) |
|||
#define PA11_ALT1 (PA11 | ALT1) |
|||
#define PA12_ALT1 (PA12 | ALT1) |
|||
#define PA15_ALT1 (PA15 | ALT1) |
|||
#define PA15_ALT2 (PA15 | ALT2) |
|||
#define PB0_ALT1 (PB0 | ALT1) |
|||
#define PB0_ALT2 (PB0 | ALT2) |
|||
#define PB1_ALT1 (PB1 | ALT1) |
|||
#define PB1_ALT2 (PB1 | ALT2) |
|||
#define PB3_ALT1 (PB3 | ALT1) |
|||
#define PB3_ALT2 (PB3 | ALT2) |
|||
#define PB4_ALT1 (PB4 | ALT1) |
|||
#define PB4_ALT2 (PB4 | ALT2) |
|||
#define PB5_ALT1 (PB5 | ALT1) |
|||
#define PB5_ALT2 (PB5 | ALT2) |
|||
#define PB6_ALT1 (PB6 | ALT1) |
|||
#define PB6_ALT2 (PB6 | ALT2) |
|||
#define PB7_ALT1 (PB7 | ALT1) |
|||
#define PB8_ALT1 (PB8 | ALT1) |
|||
#define PB8_ALT2 (PB8 | ALT2) |
|||
#define PB9_ALT1 (PB9 | ALT1) |
|||
#define PB9_ALT2 (PB9 | ALT2) |
|||
#define PB14_ALT1 (PB14 | ALT1) |
|||
#define PB14_ALT2 (PB14 | ALT2) |
|||
#define PB15_ALT1 (PB15 | ALT1) |
|||
#define PB15_ALT2 (PB15 | ALT2) |
|||
#define PC0_ALT1 (PC0 | ALT1) |
|||
#define PC0_ALT2 (PC0 | ALT2) |
|||
#define PC1_ALT1 (PC1 | ALT1) |
|||
#define PC1_ALT2 (PC1 | ALT2) |
|||
#define PC4_ALT1 (PC4 | ALT1) |
|||
#define PC5_ALT1 (PC5 | ALT1) |
|||
#define PC6_ALT1 (PC6 | ALT1) |
|||
#define PC6_ALT2 (PC6 | ALT2) |
|||
#define PC7_ALT1 (PC7 | ALT1) |
|||
#define PC7_ALT2 (PC7 | ALT2) |
|||
#define PC8_ALT1 (PC8 | ALT1) |
|||
#define PC9_ALT1 (PC9 | ALT1) |
|||
#define PC10_ALT1 (PC10 | ALT1) |
|||
#define PC11_ALT1 (PC11 | ALT1) |
|||
|
|||
#define NUM_DIGITAL_PINS 82 |
|||
#define NUM_DUALPAD_PINS 2 |
|||
#define NUM_ANALOG_INPUTS 16 |
|||
|
|||
// On-board LED pin number
|
|||
#ifndef LED_BUILTIN |
|||
#define LED_BUILTIN PNUM_NOT_DEFINED |
|||
#endif |
|||
|
|||
// On-board user button
|
|||
#ifndef USER_BTN |
|||
#define USER_BTN PNUM_NOT_DEFINED |
|||
#endif |
|||
|
|||
// SPI definitions
|
|||
#ifndef PIN_SPI_SS |
|||
#define PIN_SPI_SS PA4 |
|||
#endif |
|||
#ifndef PIN_SPI_SS1 |
|||
#define PIN_SPI_SS1 PA15 |
|||
#endif |
|||
#ifndef PIN_SPI_SS2 |
|||
#define PIN_SPI_SS2 PNUM_NOT_DEFINED |
|||
#endif |
|||
#ifndef PIN_SPI_SS3 |
|||
#define PIN_SPI_SS3 PNUM_NOT_DEFINED |
|||
#endif |
|||
#ifndef PIN_SPI_MOSI |
|||
#define PIN_SPI_MOSI PA7 |
|||
#endif |
|||
#ifndef PIN_SPI_MISO |
|||
#define PIN_SPI_MISO PA6 |
|||
#endif |
|||
#ifndef PIN_SPI_SCK |
|||
#define PIN_SPI_SCK PA5 |
|||
#endif |
|||
|
|||
// I2C definitions
|
|||
#ifndef PIN_WIRE_SDA |
|||
#define PIN_WIRE_SDA PB7 |
|||
#endif |
|||
#ifndef PIN_WIRE_SCL |
|||
#define PIN_WIRE_SCL PB6 |
|||
#endif |
|||
|
|||
// Timer Definitions
|
|||
// Use TIM6/TIM7 when possible as servo and tone don't need GPIO output pin
|
|||
#ifndef TIMER_TONE |
|||
#define TIMER_TONE TIM6 |
|||
#endif |
|||
#ifndef TIMER_SERVO |
|||
#define TIMER_SERVO TIM7 |
|||
#endif |
|||
|
|||
// UART Definitions
|
|||
#ifndef SERIAL_UART_INSTANCE |
|||
#define SERIAL_UART_INSTANCE 4 |
|||
#endif |
|||
|
|||
// Default pin used for generic 'Serial' instance
|
|||
// Mandatory for Firmata
|
|||
#ifndef PIN_SERIAL_RX |
|||
#define PIN_SERIAL_RX PA1 |
|||
#endif |
|||
#ifndef PIN_SERIAL_TX |
|||
#define PIN_SERIAL_TX PA0 |
|||
#endif |
|||
|
|||
// Extra HAL modules
|
|||
#if !defined(HAL_DAC_MODULE_DISABLED) |
|||
#define HAL_DAC_MODULE_ENABLED |
|||
#endif |
|||
#if !defined(HAL_ETH_MODULE_DISABLED) |
|||
#define HAL_ETH_MODULE_ENABLED |
|||
#endif |
|||
#if !defined(HAL_QSPI_MODULE_DISABLED) |
|||
#define HAL_QSPI_MODULE_ENABLED |
|||
#endif |
|||
#if !defined(HAL_SD_MODULE_DISABLED) |
|||
#define HAL_SD_MODULE_ENABLED |
|||
#endif |
|||
|
|||
/*----------------------------------------------------------------------------
|
|||
* Arduino objects - C++ only |
|||
*----------------------------------------------------------------------------*/ |
|||
|
|||
#ifdef __cplusplus |
|||
// These serial port names are intended to allow libraries and architecture-neutral
|
|||
// sketches to automatically default to the correct port name for a particular type
|
|||
// of use. For example, a GPS module would normally connect to SERIAL_PORT_HARDWARE_OPEN,
|
|||
// the first hardware serial port whose RX/TX pins are not dedicated to another use.
|
|||
//
|
|||
// SERIAL_PORT_MONITOR Port which normally prints to the Arduino Serial Monitor
|
|||
//
|
|||
// SERIAL_PORT_USBVIRTUAL Port which is USB virtual serial
|
|||
//
|
|||
// SERIAL_PORT_LINUXBRIDGE Port which connects to a Linux system via Bridge library
|
|||
//
|
|||
// SERIAL_PORT_HARDWARE Hardware serial port, physical RX & TX pins.
|
|||
//
|
|||
// SERIAL_PORT_HARDWARE_OPEN Hardware serial ports which are open for use. Their RX & TX
|
|||
// pins are NOT connected to anything by default.
|
|||
#ifndef SERIAL_PORT_MONITOR |
|||
#define SERIAL_PORT_MONITOR Serial |
|||
#endif |
|||
#ifndef SERIAL_PORT_HARDWARE |
|||
#define SERIAL_PORT_HARDWARE Serial |
|||
#endif |
|||
#endif |
Loading…
Reference in new issue