|
|
@ -23,28 +23,36 @@ |
|
|
|
*/ |
|
|
|
|
|
|
|
/**
|
|
|
|
* Define SPI Pins: SCK, MISO, MOSI, SS |
|
|
|
* |
|
|
|
* Any PIN can be used for Chip Select (SS) |
|
|
|
* STM32F1 Default SPI Pins |
|
|
|
* |
|
|
|
* SS SCK MISO MOSI |
|
|
|
* +-----------------------------+ |
|
|
|
* SPI1 | PA4 PA5 PA6 PA7 | |
|
|
|
* SPI2 | PB12 PB13 PB14 PB15 | |
|
|
|
* SPI3 | PA15 PB3 PB4 PB5 | |
|
|
|
* +-----------------------------+ |
|
|
|
* Any pin can be used for Chip Select (SS_PIN) |
|
|
|
* SPI1 is enabled by default |
|
|
|
*/ |
|
|
|
#ifndef SCK_PIN |
|
|
|
#define SCK_PIN PA5 |
|
|
|
#endif |
|
|
|
#ifndef MISO_PIN |
|
|
|
#define MISO_PIN PA6 |
|
|
|
#endif |
|
|
|
#ifndef MOSI_PIN |
|
|
|
#define MOSI_PIN PA7 |
|
|
|
#endif |
|
|
|
#ifndef SS_PIN |
|
|
|
#define SS_PIN PA4 |
|
|
|
#endif |
|
|
|
#undef SDSS |
|
|
|
#define SDSS SS_PIN |
|
|
|
|
|
|
|
#if ENABLED(ENABLE_SPI3) |
|
|
|
#define SPI_DEVICE 3 |
|
|
|
#define SCK_PIN BOARD_SPI3_SCK_PIN |
|
|
|
#define MISO_PIN BOARD_SPI3_MISO_PIN |
|
|
|
#define MOSI_PIN BOARD_SPI3_MOSI_PIN |
|
|
|
#define SS_PIN BOARD_SPI3_NSS_PIN |
|
|
|
#elif ENABLED(ENABLE_SPI2) |
|
|
|
#define SPI_DEVICE 2 |
|
|
|
#define SCK_PIN BOARD_SPI2_SCK_PIN |
|
|
|
#define MISO_PIN BOARD_SPI2_MISO_PIN |
|
|
|
#define MOSI_PIN BOARD_SPI2_MOSI_PIN |
|
|
|
#define SS_PIN BOARD_SPI2_NSS_PIN |
|
|
|
#else |
|
|
|
#define SPI_DEVICE 1 |
|
|
|
#define SCK_PIN BOARD_SPI1_SCK_PIN |
|
|
|
#define MISO_PIN BOARD_SPI1_MISO_PIN |
|
|
|
#define MOSI_PIN BOARD_SPI1_MOSI_PIN |
|
|
|
#define SS_PIN BOARD_SPI1_NSS_PIN |
|
|
|
#endif |
|
|
|