|
@ -41,7 +41,7 @@ |
|
|
#define BOARD_NO_NATIVE_USB |
|
|
#define BOARD_NO_NATIVE_USB |
|
|
|
|
|
|
|
|
// Avoid conflict with TIMER_SERVO when using the STM32 HAL
|
|
|
// Avoid conflict with TIMER_SERVO when using the STM32 HAL
|
|
|
#define TEMP_TIMER 5 |
|
|
#define TEMP_TIMER 5 |
|
|
|
|
|
|
|
|
//
|
|
|
//
|
|
|
// Release PB4 (Y_ENABLE_PIN) from JTAG NRST role
|
|
|
// Release PB4 (Y_ENABLE_PIN) from JTAG NRST role
|
|
@ -92,7 +92,7 @@ |
|
|
#define Z_MAX_PIN PC4 // +Z
|
|
|
#define Z_MAX_PIN PC4 // +Z
|
|
|
|
|
|
|
|
|
#ifndef FIL_RUNOUT_PIN |
|
|
#ifndef FIL_RUNOUT_PIN |
|
|
#define FIL_RUNOUT_PIN MT_DET_1_PIN |
|
|
#define FIL_RUNOUT_PIN PA4 // MT_DET
|
|
|
#endif |
|
|
#endif |
|
|
|
|
|
|
|
|
//
|
|
|
//
|
|
@ -217,14 +217,14 @@ |
|
|
//
|
|
|
//
|
|
|
#if ENABLED(PSU_CONTROL) |
|
|
#if ENABLED(PSU_CONTROL) |
|
|
#define KILL_PIN PA2 // PW_DET
|
|
|
#define KILL_PIN PA2 // PW_DET
|
|
|
#define KILL_PIN_STATE HIGH |
|
|
#define KILL_PIN_STATE HIGH |
|
|
//#define PS_ON_PIN PA3 // PW_CN /PW_OFF
|
|
|
//#define PS_ON_PIN PA3 // PW_CN /PW_OFF
|
|
|
#endif |
|
|
#endif |
|
|
|
|
|
|
|
|
#if HAS_TFT_LVGL_UI |
|
|
#if HAS_TFT_LVGL_UI |
|
|
#define MT_DET_1_PIN PA4 // MT_DET
|
|
|
#define MT_DET_1_PIN PA4 // MT_DET
|
|
|
#define MT_DET_2_PIN PE6 |
|
|
#define MT_DET_2_PIN PE6 |
|
|
#define MT_DET_PIN_STATE LOW |
|
|
#define MT_DET_PIN_STATE LOW |
|
|
#endif |
|
|
#endif |
|
|
|
|
|
|
|
|
//
|
|
|
//
|
|
|